

IN THE CLAIMS

Please amend the claims as follows.

1. (Cancelled).

2. (Currently Amended) A system for allowing shared access by at least two processors including an embedded controller and a host processor to at least two modules, comprising:

~~at least two modules;~~

a transaction control, wherein the embedded controller is capable of providing an indication of which of the ~~at least two~~ modules to access to the transaction control, and wherein the host processor is capable of providing an indication of which of the ~~at least two~~ modules to access to the transaction control; and

at least one access block bit controlled by one of the ~~at least two~~ processors for blocking access by another of the ~~at least two~~ processors to at least one of the ~~at least two~~ modules, wherein the at least one access block bit is capable of enabling at least one of the ~~at least two~~ modules.

3. (Cancelled).

4. (Currently Amended) The system of claim 2, further comprising a bus extension;

wherein at least one of the ~~at least two~~ modules is accessible via said bus extension;

wherein said transaction control is capable of providing to said bus extension an indication of said at least one of the modules, accessible via said bus extension, for access by the host processor;

wherein said transaction control is capable of providing to said bus extension an indication of said at least one of the modules, accessible via said bus extension, for access by the embedded controller; and

wherein said bus extension is capable of providing an indication of said at least one of the modules for access by one of the processors.

5. (Currently Amended) The system of claim 2, wherein said transaction control is capable of providing an indication of at least one of the ~~at least two~~ modules for access by one of the processors.

6. (Currently Amended) The system of claim 2, wherein at least one of the ~~at least two~~ modules is part of an input/output chip.

Claims 7-49 (Cancelled).

50. (Currently Amended) A method for allowing shared access to at least two modules by at least two processors including an embedded controller and a host processor, comprising the steps of:

receiving an indication from each of the ~~at least two~~ processors of a module from among the at least two modules to access;

arbitrating between the ~~at least two~~ processors in favor of one of the ~~at least two~~ processors, wherein arbitrating between the ~~at least two~~ processors comprises allowing one of the ~~at least two~~ processors to control at least one access block bit, the at least one access block bit capable of blocking access by another of the ~~at least two~~ processors to at least one of the ~~at least two~~ modules, the at least one access block bit capable of enabling at least one of the ~~at least two~~ modules; and accessing said module indicated by said one of the ~~at least two~~ processors.

51. (Currently Amended) The method of claim 50, further comprising the step of:
blocking access by another of the ~~at least two~~ processors to said module indicated by said one of the ~~at least two~~ processors.

52. (Currently Amended) The method of claim 50, wherein said indication from each of the ~~at least two~~ processors is for a different module to access.

53. (Currently Amended) A method for allowing a processor comprising an embedded controller to access at least two modules affiliated with a device, comprising the steps of:

- indicating the device;
- indicating an access direction (read/write);
- indicating one of the ~~at least two~~ modules for accessing;
- indicating a location for accessing, within said indicated one of the ~~at least two~~ modules;
- transferring data between said indicated location and the embedded controller; and
- setting at least one access block bit to block access by another processor to at least one of the ~~at least two~~ modules, wherein the at least one access block bit is capable of enabling at least one of the ~~at least two~~ modules.

54. (Currently Amended) The method of claim 53, wherein said indicated one of the ~~at least two~~ modules is accessible via a bus extension.

55. (Currently Amended) The method of claim 54, wherein said step of indicating one of the ~~at least two~~ modules for accessing includes the step of:

- indicating one of at least one chip select corresponding to said bus extension for accessing.

56. (Currently Amended) The method of claim 53, wherein said indicated one of the ~~at least two~~ modules is part of an input/output chip.

57. (Currently Amended) The method of claim 56, wherein said step of indicating one of the ~~at least two~~ modules for accessing includes the step of:

indicating a logical device number.

58. (Currently Amended) The method of claim 53, wherein said step of indicating a location for accessing includes the step of providing an indication of a location for accessing via an internal bus to said indicated one of said ~~at least two~~ modules, the method further comprising the step of:

waiting for ~~[[the]]~~ a freeing up of said internal bus before transferring said indication of a location for accessing onto said internal bus.

59. (Currently Amended) The method of claim 58, wherein said internal bus is occupied by a transaction originating from the ~~[[an]]~~ other processor prior to said freeing up.

60. (Currently Amended) The method of claim 53, further comprising the step of:

the embedded controller waiting for receipt of data from said indicated location prior to initiating a subsequent access.

Claims 61-69 (Cancelled).

70. (Currently Amended) The system of Claim 4, wherein at least one of the at least ~~two~~ modules comprises a memory accessible through the bus extension.

71. (Currently Amended) The method of Claim 50, wherein at least one of the at least ~~two~~ modules comprises a memory accessible through a bus extension.

72. (Cancelled).

73. (Cancelled).

74. (New) The system of Claim 1, wherein the transaction control is further capable of allowing concurrent access by the processors to at least one of: one or more of the modules, and one or more sub-modules within at least one of the modules.

75. (New) The system of Claim 1, further comprising:

at least one disable bit controlled by one of the processors, wherein the at least one disable bit is capable of disabling at least one of the modules even if the at least one access block bit is set to enable the at least one module; and

at least one tri-state bit controlled by one of the processors, wherein the at least one tri-state bit is capable of disabling an output of at least one of the modules even if the at least one access block bit is set to enable the at least one module.

76. (New) The system of Claim 1, wherein the at least one access block bit is capable of enabling at least one of the modules by activating the at least one module.